Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attomey Docket No. TI-25995 First Named Inventor or Application Identifier

Daniel J. Morgan, et al.

Boundary Dispersion For Mitigating PWM Temporal Contouring Artifacts In Digital Displays

Express Mail Label No. EM 008142680 US

	PPLICATIO	ADDF	ADDRESS TO: Assistant Commissioner for Pate Box Patent Application Washington, DC 20231					
*Fee T	ransmittal Form (6.		Microfiche Comput		
2. T (prefer	2. Specification (Total Pages (preferred arrangement set forth below) - Descriptive title of the Invention					eotide and/or Amino <i>i</i> plicable, all necessa		e Submission
	•	nvention elated Applications			a.	Compu	iter Readable (Сору
- State	ment Regarding F	ed sponsored R&D			b.	Paper	Copy (identical	I to computer copy)
	ence to Microfich	••			υ.		oopy (lacillaca	to competer copy)
	ground of the Inve Summary of the li				c.	Statem	ent verifying ic	lentical of above copies
	Description of the led Description	Drawings (if filed)			ACC	OMPANYING	APPLICA	TION PARTS
- Claim	• •			8.		Assignment Paper	s (cover sheet	& Documents(s))
	act of the Disclosi					37 CFR §3 73(b) S	tatement F	Power of
3. Torawin	g(s) (35 USC d11	(3) [Total Sheets	· <u>4</u>] 9.		(when there is an a		Attorney
4. Oath or Declara	ition	[Total Pages	1] 10.		English Translation	Document (if	applicable)
a. +	Newly Executed	(original or copy)		11.		Information Disclos Statement (IDS)/P1		Copies of IDS Citations
b	Copy from a prior (for continuation)	r application (37 CFR §1 63(d) divisional with Box 17 complet) e <i>d)</i>	12.	+	Preliminary Amend	Iment	
[Note Box 5 below]					+	Return Receipt Pos (Should be specific		503)
	DELE	TION OF INVENTOR(S)		14.		*Small Entity	Stateme	ent filed in prior application
i.		I statement attached deleting i I in the prior application,	nventor(s)	'*		Statement(s) (PTO/SB/09-12)	Status s	till proper and desired
		CFR §1 63(d)(2) and 1 33(b).		15.		Certified Copy of P		ent(s)
		ce (useable if Box 4b is check		16.		Other	,	
the oatl	h or declaration is	he prior application, from which supplied under Box 4b, is con	sidered as	10.	ш	l .		
	art of the disclosu incorporated by re	re of the accompanying applic eference therein	ation and is			ent is required to be enti		
17. If a CONTINU	ING APPLICAT	TION, check appropriate be	ox and sup			s been filed in a prior ap information below		
☐ Continuation	n 🔲[Divisional C	ontinuatio	n-in-par	(CIP)	•	r applicatio	n No: / .
Prior applic	ation informat	ion: Examiner				•	Art Unit:	
	<u>.</u>	18. CORF	RESPOND	ENCE A	DDRE	SS		
Customer Nu	Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) or Correspondence address below							
NAME Julie L. Reed								
ADDRESS P.O. Box 655474, MS 3999								
CITY		STATE	Towas	-		•	ZIP CODE	75265
COUNTRY	Dallas USA	TELEPHONE	972-509	-2844			FAX	972-917-4418
Name (Print/Type)		Julie L. Reed			Reg	istration No. (Attor	mey/Agent)	35,349
Signature		Tulia 1 Drod	J. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		•		Date	10-2-98

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Cutef Information Officer, Patent and Trademark Office. Washington, DC 20231 DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Patent fees are subject to annual revision on October 1.
These are the fees effective October 1, 1997
Small Entity payments <u>must</u> be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.

Complete If Known

Application Number Provisional 60/048,588

Filing Date Provisional 06/04/97

First Named Inventor Daniel J. Morgan, et al.

Examiner Name TBD

Group / Art Unit TBD

TOTAL	TOTAL AMOUNT OF PAYMENT (\$) 790.00					Attorney Docket No. TI-25995									
METHOD OF PAYMENT							FEE CALCULATION (continued)								
1.		ommis	sioner is				narge to	the following	3.	ADDIT	IONAL	FEES	JALOGEATI	(continued)	
Depos Numbe	it Account	sit Acc	ount,		20-	-0668			Large Fee	Entity Fee	Small Fee	Entity Fee	P.	Baradatta	
_		느							Code 105	(\$) 130	Code 205	(\$) 65		Description	Fee Paid
Depos Name	it Account	Texas Instruments Incorporated			127	50	227	25	Surcharge - la Surcharge - la cover sheet.	te provisional filing fee or					
Charge any additional fee required or credit any overpayment Charge all indicated fees and any additional fee required or credit any overpayment					139	130	139	130	Non-English s	pecification					
					147	2,520	147	2,520	For filing a req	uest for reexamination					
2. Payment Enclosed:					112	920*	112	920*	Requesting publication of SIR prior to Examiner action						
		Checl		0	loney rder		Other	r	113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action		
		FE	E CA	LCU	LATI	ON			115	110	215	55	Extension for r	eply within first month	
<u>1.</u>	BASIC FII	ING	FEE						116	400	216	200	Extension of ti	me within second month	
Larg	Entity	Small	Entit	ty					117	950	217	475		me within third month	
e	Fee	Fee	Fee		Fee D	escription	Fe	ee Paid	118	1,510	218	755		me within fourth month	
Fee Code	(\$)	Code	(\$)						128	2,060	228	1,030	Extension of ti	me within fifth month	
101	790	201	395	5	Utility	y filing fee		\$790	119	310	219	155	Notice of Appe		
106	330	206	165	5	Desig	n filing fee			120	310	220	155	-	support of an appeal	
107	540	207	270)	Plan	t filing fee	\$		121 138	270	221	135	Request for or		
108	790	208	395			ue filing fee			140	1,510 110	138 240	1,510 55		itute a pubic use proceeding ve - unavoidable	'
.114	150	214	75		Provisio	onal filing fe	e \$	5							
				S	UBTOT	TAL (1)	(\$)7	790	141 142	1,320 1,320	241 242	660 660	Petition to revi	ve - unintentional	
						L			143	450	242	225	Design issue fe	•	
2.	EXTRA C	LAIM	FEES						144	670	244	335	Plant issue fee		
						Fee			122	130	122	130		Commissioner	
			Ext	ra Cla	aims	from	Fe	e Paid	123	50	123	50		ed to provisional applications	
Total Clai	ms 10	⊣ -2	0**=	0	Τ×	below 22) = [⁻	0	126	240	126	240	Submission of	Information Disclosure Stml	·
Independe	<u></u>	_ -3	** = [0	」 □ ×	82] <u> </u>	0	581	40	581	40	properly (time	h patent assignment per number of properties)	
Claims Multiple D	ependent						<u> </u> =		146	790	246	395	Filing a submis CFR 1 129(a))	ssion after final rejection (37	
**or numb	er previously į	oaid. if	areater:	For R	eissue.	see below			149	790	249	395	For each addit examined (37	ional invention to be CFR 1.129(b))	
_		Small	-		•										
Larg e	Entity Fee	Fee	Fee	Ĭ		Fee De	escriptio	วก							
Fee Code	(\$)	Code	(\$)						l						
103	22	203	11			excess of			Othe	er fee (s	pecify)				
102	82	202	41			dent Claims			Ī						
104	270	204	135		•	•		n excess of 3	l						[
109	82	209	41		rreissu original p	e independ patent	en ciain	ID UYE!	Othe	er fee (s	pecify))			
110	22	210	11		*Reissu original p		excess o	of 20 and over		•	. ,,				
SUBTOTAL (2) (\$)0					*Redu	uced by Ba	esic Filling	Fee Paid	l 	SUBTOTAL (3)	0				
								·						Complete (if appli	cable)
SUBMITTE					ماليل	L. Reed	1							Reg. Number	35,349
Typed or Pr	nnted Name			\dashv	Cano	1	-	Α.			Date			Deposit Account User ID	
Signature					<u> </u>	Tilu	LR	sed				16	8 P-C.		J

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Daniel J. Morgan Docket: TI-25995

Prov. Serial No.: 60/048,588 Examiner: TBD

Serial No.: TBD Art Unit: TBD

Prov. Filing Date: 06/04/97
Filing Date: Herewith

For: Boundary Dispersion for Mitigation PWM Temporal Contouring

Artifacts in Digital Displays

PRELIMINARY AMENDMENT

June 2, 1998

Assistant Commissioner For Patents

Washington, D.C. 20231

Dear Sir:

MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(A)

I hereby certify that the above correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on the date below.

Denise Hill

Hill Dat

Please enter the following amendment prior to examination of the aboveidentified application.

IN THE SPECIFICATION:

Please amend the specification by inserting before the first line of the sentence --This application claims priority under 35 U.S.C. §119 (c)(1) of provisional application Serial No. 60/048,588, filed on June 4, 1998. --

REMARKS

Should the Examiner have further inquiry concerning these matters, please contact the below named attorney for Applicants.

Respectfully submitted,

Julie L. Reed Reg. No. 35,349

Attorney for Applicants

Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, Texas 75265

Telephone: (972) 509-2844 Facsimile: (972) 917-4418

15

BOUNDARY DISPERSION FOR MITIGATING PWM TEMPORAL CONTOURING ARTIFACTS IN DIGITAL DISPLAYS

Cross Reference to Related Applications:

Cross reference is made to the following co-pending patent applications, each being assigned to the same assignee as the present invention and the teachings included herein by reference:

SERIAL NUMBER	TITLE	FILING DATE
08/725,719	METHOD TO REDUCE PERCEPTUAL CONTOURING IN DISPLAY SYSTEMS	10-4-96
TI-25996 (Attorney's Docket #)	GLOBAL LIGHT BOOST FOR PULSE WIDTH MODULATION DISPLAY SYSTEMS	HEREWITH

FIELD OF THE INVENTION

The present invention relates generally to digital video display systems, and more particularly to digital display systems utilizing bit-planes for performing pulse width modulation to display digital video data.

BACKGROUND OF THE INVENTION

Binary spatial light modulators are typically comprised of an array of elements each having two states, on and off. The use of pulse width modulation (PWM) is one conventional approach of digitally displaying incoming analog video data, as compared to an analog display such as a cathode ray tube (CRT) based system. PWM typically comprises dividing a frame of incoming video data into weighted segments. For example, for a system that samples the luminance component of incoming video data in 8-bit samples, the video frame time is divided up into 255 time segments or pixel values (28-1). Conventionally, the 8-bit samples are formatted with binary values. The most significant bit (MSB) data is displayed on a given element for 128 time segments. In the present example, the

10

15

20

25

30

next MSB has a time period of 64 time segments, and so on, such that the next bits have weights of 32, 16, 8, 4, 2 and 1 time segments, consecutively. Thus, the least significant bit (LSB) has only one time segment. All pixel values are comprised of a summation of these weighted bits.

In DMD display systems, such as disclosed in commonly assigned U.S. Patent 5,278,652 entitled "DMD Architecture and Timing for Use in a Pulse-Width Modulated Display System", the teachings of which are incorporated herein by reference, light intensity for each pixel is typically displayed as a linear function of the pixel digital codes. For an 8-bit binary code, 0 is no light, 255 is peak light, and 128 is midscale light. Codes between 0 and 255 form a grayscale in each color. This grayscale sets the image resolution for the system by defining the number of discrete levels of light that can be produced for each color; i.e. red, green and blue. Pulse width modulation (PWM) schemes used to control the mirrors conventionally modulate the mirrors using bit-planes having weights based on powers of two. For example, 20 us, 40 us, 80 us, 160 us, 320 us, 640 us, 1280 us, and 2,560 us are used to define the mirror on-times for the 8 bit-planes needed for 8-bit video where 5.5 ms is available per color. Light is transmitted to the display screen as black for the bit-plane of a pixel which is logic 0 or at full brightness during a bit-plane which logic 1. Since the on-times for bit-planes vary, this results in PWM over a frame period. The viewer's eyes integrate the modulated light so that gray levels are formed and perceived.

A problem arises when using the PWM technique because the light is displayed in series of discrete burst during each frame. The shifts in ordering of these discrete bursts, as the displayed graycodes vary, generate artifacts in some images. For adjacent pixels, where major bit transitions take place, the sudden change in the ordering (and therefore time phase) of the discrete light burst within a frame causes noticeable pulsations in images upon viewing. Viewer's eyes integrate the out of phase ordering of mirror modulation, for adjacent pixels, to create the pulsations. These pulsations are referred to as PWM temporal contouring (hereafter referred to as simply PWM contouring), shown in Figure 1

10

15

25

30

because they create apparent contours in images that are time-varying. In commonly assigned U. S. Patent 5,619,228 entitled "Method for Reducing Temporal Artifacts in Digital Video Systems", there is disclosed one method of mitigating PWM contouring, the teachings of which are incorporated herein by reference.

PWM contouring can most clearly be seen on a grayscale ramp that goes horizontally across the screen. Here, vertical pulsations are seen at many major bit transitions when a viewer's eyes are scanned horizontally across the screen. When a viewer's eyes scan, the eyes integrate light only briefly over any given part of the screen. The viewer's scanning eyes catch the transmitted light for adjacent pixels out of time phase and pulsations are seen on the screen.

At normal viewing distance, PWM contouring for two adjacent pixels is difficult or impossible to resolve. However, in real images, boundary conditions often exists where many pixels are spatially bunched together with codes near each other (a sky scene for example). If these codes have clusters that cross a major bit transition, while others don't, PWM contouring will occur.

It is desirable to display data on a digital display, such as a DMD, with reduced PWM contouring artifacts without increasing system bandwidth.

20 SUMMARY OF THE INVENTION

The present invention achieves technical advantages by using boundary dispersion to selectively offset nominal pixel values alternately between a positive offset and a negative offset, repeatedly over a sequence of 2 displayed frames, whereby the average value of the two offset values over 2 displayed frames, as seen by the viewer, is equal to the nominal pixel value. For purpose of clarity the two frame sequence described below refers to two subsequent frames of source video data; however, the sequence can also be comprised of subframes within one frame of source video data. The chosen offset varies as a function of the nominal pixel value, the pixel spatial location on the screen, and pixel temporal location in time. The set of offsets is applied to pixel values is varied over a repeating 2-

10

15

20

25

30

frame sequence. Selected offsets are applied to pixel values within each frame as a function of spatial location on the DMD, and which of the 2 frames is being displayed. Within one frame, any given pixel value is offset by some amount above its correct value, and offset the same amount below its normal value in the next frame. Alternatively, the given pixel value is offset below its normal value in the first frame, and then offset above its normal value in the next frame. In either case, the average pixel value over the 2 frames, as perceived by the viewer, is equal to the nominal pixel value. The same is true of all pixels displayed on the DMD where an offset is used.

Boundary dispersion offsets certain pixel values from their nominal values in each frame according to preplanned spatial patterns. The spatial pattern used is dependent upon the value of the pixel codes. In each spatial pattern, some pixel values get a positive offset and some get a negative offset. In the next frame, an inverse set of offsets are used so that all pixels average to their nominal values over the consecutive 2-frame sequence.

A cluster of pixel codes at or near the transition of a major bit (e.g.8,16,32,64,128) use the offsets so that some pixels have a major bit set, and some without. Adjacent clusters of pixels, where one cluster contains pixels below the major bit and others contain pixels above the major bit, have the bit transition boundary dispersed. PWM contouring reduction is the result. The offsetting of some pixels positive and some negative in any given frame according to the spatial pattern also prevents any potential flicker artifacts that may be introduced by offsetting pixel codes over 2 frames.

A checkerboard pattern for a 2-frame sequence is one predefined pattern used to a disperse bit transition spatially around a bit transition boundary, for instance, the bit B5, which corresponds to the value of 32. Areas of the screen around this bit transition, for instance, codes 26 through 29, use more complex 2-frame patterns. The added complexity of these patterns is needed to control the density of pixels that have a major bit, i.e. B5, set in any given frame. A balance is struck between reducing PWM boundary artifacts and new artifacts introduced

10

15

20

within a spatial area having a given code. This is because if to many (or to few) pixels have the major bits set, i.e. B5, within an area using a given code, temporal noise can result in this area. The patterns are properly defined so that the contouring artifacts within a code (intra-code) are much less objectionable than the major bit transition boundaries (inter-code boundaries). By use of a particular pattern, for instance the checkerboard pattern, the spatial patterns have pixels with and without the major bits set are packed so spatially tightly that the intra-code contouring is not resolvable by a viewer at normal viewing distance. Since the PWM contouring is dispersed over a larger area, the overall temporal artifacts seen in the image are greatly reduced.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is an illustration of the source of PWM temporal contouring;

Figure 2 is an illustration of the PWM temporal contouring reduction using boundary dispersion according to the preferred embodiment of the present invention, whereby a checkerboard pattern is utilized to disperse a major bit transition, such as the B5 bit transition, spatially around the major bit transition boundary;

Figure 3 is an illustration of an adaptive version of the algorithm of the present invention that employs spatial patterns at and near areas of the screen having major bit transitions, whereby large clusters of pixel values interface one another along a boundary; and

Figure 4 shows a block diagram for implementing boundary dispersion logic according to the present invention, the boundary dispersion being performed by spatially identifying pixels on the DMD based on row and column, as well as identifying which frame of the 2-frame temporal sequence the pixel value is associated with, i.e. frame 1 or frame 2, whereby the correct offset is added or subtracted to each pixel value in a particular spatial-temporal assignment.

5

10

15

20

25

30

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring now to Figure 2, there is illustrated PWM temporal contouring reduction using boundary dispersion according to the preferred embodiment of the present invention. Many of the pixel code values input to the DMD formatting electronics results in this value being offset from its nominal value when displayed on the DMD. The offset varies as a function of the pixel digital code, the pixel spatial location on the screen, and pixel temporal location in time. The set of offsets applied to pixel values is varied over a repeating 2-frame sequence. Selected offsets are applied to pixels within each frame as a function of spatial location on the DMD and which of the 2 frames are being displayed.

Within one frame, any given pixel is offset by some amount above or below its correct value, and offset below or above, respectively, its normal value in the next frame. The average value over the 2 frames, as seen by the viewer, is equal to the nominal pixel value. The same is true of all pixels displayed on the DMD where an offset is used.

Boundary dispersion offsets pixels from their nominal values in each frame according to preplanned spatial patterns. This spatial pattern used is dependent on the value of the pixel code to disperse the pixels that have a major bit transition. In each spatial pattern, some pixels get a positive offset and some get a negative offset. In the next frame, an inverse set of offsets are used so that all pixels average to their nominal value.

A cluster of pixel codes at or near the transition of a major bit (e.g.8, 16, 32, 64, 128) will have some pixels with this major bit set, and some without. Adjacent clusters of pixels, where one cluster contains pixel values below the major bit and the other cluster contains pixel values above the major bit have the bit transition boundary dispersed. PWM contouring reduction is the result.

As shown in Figure 2, there is illustrated spatial patterns implementing boundary dispersion, shown at top for areas of the screen using code 31 or code 32. A 2-frame checkerboard pattern is used to disperse the B5 bit transition spatially around the bit transition boundary. Areas of the screen having codes 26 - 29 use

15

20

25

30

more complex 2-frame patterns, shown in the middle checkerboard pattern. The added complexity of these patterns is needed to control the density of pixels that have B5 set in any given frame. A balance is struck between reducing PWM boundary artifacts and the new artifacts introduced within a spatial area having a given code. If to many (or to few) pixels have B5 set, within an area using a given code, temporal noise can result in this area. This temporal noise is actually a form of PWM contouring, except now the contouring occurs on the screen within areas having the same pixel codes, rather than at major bit boundaries between clusters of pixels on the screen.

Since the patterns are properly defined, the contouring artifacts within a code (intra-code) are much less objectionable than at major bit transition boundaries (inter-code). In fact, for most patterns (like the checkerboard pattern) the spatial patterns having the pixels with and without the major bit set are packed so tightly that the intra-code contouring is not resolvable by a viewer at normal viewing distance. The fact that adjacent pixels have transmitted light out of time phase cannot be resolved.

As illustrated in Figure 2, the transition between codes 31 and 32 have the PWM contouring at this boundary dispersed to within codes 31 and 32 rather than having a clearly defined boundary. Since the PWM contouring is dispersed over a larger area, the overall temporal artifacts seen in the image are greatly reduced.

Figure 3 illustrates an adaptive version of the algorithm that only employs the spatial patterns at and near areas of the screen having major bit transitions. This approach allows for any intra-code artifacts created by the present invention to be eliminated for areas of the screen not needing boundary dispersion invoked.

Referring back to Figure 2, it can be seen that for other pixel values further away from the transition boundary, such as pixel values 26, 27, 28 and 29, using boundary dispersion sets the major bit during one frame, but not the next frame to help control the density of pixels that have B5 set in any given frame. For a pixel code of 29, for instance, a pixel code of 33 (29 + 4) is displayed during frame 1, with a pixel code of 25 (29 - 4) being displayed the frame 2. For a pixel code of

10

15

20

25

30

27, a pixel code of 33 (27 + 6) is displayed the first frame, with a pixel code of 21 (27 - 6) being displayed the next frame. Thus, a major bit is set one frame, but not the next.

As shown in Figure 2, the checkerboard pattern takes into account the spatial location of the pixels in the display. For instance, for a pixel identified at 20 in column 1, row 1, the lower value is displayed during frame 1, and the higher value being displayed in frame 2. For an adjacent pixel such as the pixel identified at 22, being in row 1 column 2, the higher value is displayed during frame 1 and the lower value being displayed frame 2. Again, the average over this 2-frame sequence is the nominal pixel value.

Still referring to Figure 2, to display a pixel value of 28, for instance, 25% of the pixels are set up to use the MSB B5. As shown, every other row of pixels utilizes the MSB B5 in one frame, and not the next. In row 2 and row 4, for instance, the MSB is never used, although the pixel value is offset a lower amount i.e. +/- 2, for these rows to help minimize temporal contouring. For instance, pixel 24 will have a value of 30 during frame 1, and 26 the next frame. The adjacent pixel in row 2 column 2, however, will have the lower value of 26 during frame 1 and the higher value of 30 the next frame. In either instance, pixel 24 never has the MSB B5 set. The MSB is only set in the odd rows of pixels for pixel values that are closer to a bit transition, i.e. 26, 27, 28, and 29.

For even lower values of pixel codes that are further away from a bit transition, i.e. pixel codes 24 and 25, none of the pixels use the MSB B5, however, the value of the pixel code is dithered from frame to frame slightly, i.e. + or - 2, to help achieve acceptable temporal contouring mitigation.

Referring again to Figure 3, there is shown how a section or cluster of pixels are displayed as a function of the source pixels for the same cluster. If there is a boundary defined by a cluster of pixel values i.e. 29 and 30, using the boundary dispersion process of the present invention the pixel values of 30 will be either +2 or -2, depending on the frame being displayed. However, the pixel values of 29 will be offset either +4 or -4, depending upon the frame being displayed. Again,

this allows the MSB B5 to be displayed, in this case 50% of the time. Figure 3 illustrates the algorithm whereby for a pixel "N", if any of the 24 neighbors of pixel N (P1-P24) have an MSB transition, the boundary dispersion is performed on pixel N to achieve PWM temporal contouring.

Referring now to Table 1 below, there is shown one preferred approach of providing boundary dispersion for the whole set of pixel codes between 0 and 255 to help disperse a major bit transition spatially around the bit transition boundaries.

TABLE 1

Code	Offsets	Pattern Type
255 254 253 252 251 250 248 247 246 247 241 241 241 241 241 241 241 241 241 241	+/-0 +/-2 +/-2 +/-2 +/-2 +/-2 +/-2 +/-6,+/-2 +/-6,+/-2 +/-4,+/-2 +/-4,+/-2 +/-2 +/-4,+/-2 +/-4,+/-2 +/-6,+/-2 +/-6,+/-2 +/-6,+/-2 +/-6,+/-2	None Checkerboard
73 72 71 70 69	+/-2 +/-2 +/-2 +/-2 +/-6,+/-2 +/-6,+/-2	Checkerboard Checkerboard Checkerboard Checkerboard 25% Crossing 25% Crossing

```
67
         +/-4,+/-2
                     25% Crossing
 66 .
         +/-4,+/-2
                     25% Cro. ing
 65
              +/-2
                     Checkerboard
 64
              +/-2
                     Checkerboard
 63
              +/-2
                     Checkerboard
 62
              +/-2
                     Checkerboard
 61
         +/-4,+/-2
                     25% Crossing
         +/-4,+/-2
 60
                     25% Crossing
 59
         +/-6,+/-2
                     25% Crossing
 58
         +/-6,+/-2
                     25% Crossing
 57
              +/-2
                     Checkerboard
 56
              +/-2
                     Checkerboard
 55
              +/-2
                     Checkerboard
 54
              +/-2
                     Checkerboard
 53
         +/-6,+/-2
                     25% Crossing
 52
         +/-6,+/-2
                     25% Crossing
 51
         +/-4,+/-2
                     25% Crossing
 50
         +/-4,+/-2
                     25% Crossing
 49
              +/-2
                     Checkerboard
 48
              +/-2
                     Checkerboard
 47
              +/-2
                     Checkerboard
 46
              +/-2
                     Checkerboard
 45
         +/-4,+/-2
                     25% Crossing
        +/-4,+/-2
                     25% Crossing
 44
 43
         +/-6,+/-2
                     25% Crossing
 4.2
        +/-6,+/-2
                     25% Crossing
 41
              +/-2
                     Checkerboard
 40
              +/-2
                     Checkerboard
 39
              +/-2
                     Checkerboard
 38
              +/-2
                     Checkerboard
 37
         +/-6,+/-2
                     25% Crossing
36
35
34
33
        +/-6,+/-2
                     25% Crossing
        +/-4,+/-2
                     25% Crossing
         +/-4,+/-2
                     25% Crossing
              +/-2
                     Checkerboard
32
              +/-2
                     Checkerboard
31
              +/-2
                     Checkerboard
30
              +/-2
                     Checkerboard
29
        +/-4,+/-2
                     25% Crossing
28
        +/-4,+/-2
                     25% Crossing
        +/-6,+/-2
. 27
                     25% Crossing
26
        +/-6,+/-2
                     25% Crossing
25
                     Checkerboard
              +/-2
24
              +/-2
                     Checkerboard
23
              +/-2
                     Checkerboard
22
              +/-2
                    Checkerboard
21
        +/-6,+/-2
                    25% Crossing
20
        +/-6,+/-2
                    25% Crossing
19
        +/-4,+/-2
                    25% Crossing
        +/-4,+/-2
18
                    25% Crossing
```

16 15 14 13 12 11
15
14
13
12
11
10
9
8
9 8 7
6
5
4
3
Z
0
114
1,3,3
1,51
==
31 115
Many Study Course of the
100
1115
2.75

+/-2 +/-2 +/-2 +/-2 +/-2 +/-2 +/-2 +/-2	Checkerboard None None
+/-0	None
+/-0	None
+/-0	None

10

15

20

25

The larger the pixel value, the more pixel codes adjacent this boundary that have temporal contouring applied.

Referring now to Figure 4, there is shown a block diagram of the present invention. 24-bit data (8 bits per color) is the input from the video source. A degamma function 30 is applied to each RGB color so that the DMD display output matches a CRT response. Since the degamma output is limited to 24 bits, a spatial contouring filter is included that diffuses the 8-bit per color quantization errors for low intensity pixels. The boundary dispersion logic 32 according to the present invention accepts the spatial contouring filter output. The boundary dispersion logic 32 receives signals to identify pixels spatially on the DMD, which signals are provided on signal lines row count ROWCNT and column count COLUMNCNT. A signal is also provided to identify the particular frame of the 2frame temporal sequence, identified as signal FRAME 1/2. A logic high on this line indicates a FRAME 1, and a logic 0 indicates FRAME 2. The boundary dispersion logic assigns spatial patterns as a function of these signals where offsets are applied to each 8-bit color pixel. The offset values are provided to the boundary dispersion logic 32 so that the correct offset is added or subtracted to each pixel in a particular spatial-temporal assignment, as shown in Figure 2 and illustrated in Table 1. The offsets and spatial-temporal patterns applied by the boundary dispersion logic 32 are also a function of the pixel codes. Table 1 illustrates this. Figure 2 illustrates how the boundary dispersion logic is applied to pixels in a spatial-temporal manner.

The 24 signals from the boundary dispersion logic 32 are input into the DMD data formatting logic 40. The DMD data formatting logic organizes the input data into words which form digital planes of information and then loads them into banks of RAM 42. Data is written to one bank of RAM 40 while the other bank is being continuously read and written to the DMD. Thus, a double-buffer memory is used. The buffers are swapped at each VSYNC which indicates a frame boundary for source pixels.

TABLE 2

	VALUE	L				 - i					+	
	VALUE										w/GB	no GB
		plus				minu	s				+/-	#-
0000	16	2				2					₹:2 ₹	2
0001	17	4	7	8		8	7	5	4		数はる	2
0010	18	1	2	4	5	4					中海力	4
0011	19	2	5	6		5					₩5 V	4
0100	20	6				6					3 6 €	6
0101	21	8	11	12		12	11	9	8		教の女	6
0110	22	_ 5	6	8	9	8					(L) 8 %	8
0111	23	6	9	10		9				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	5.9 W	8
1000	24	5	8	9		9	8	5			您8 米	8
1001	25	4	7	8		8	7	5	4		#87	8
1010	26	8				9	8	6	5		概8%	6
1011	27	2	5	6		5					¥63	6
1100	28	1	4	5		5	4	1			\$44	4
1101	29	0	3	4		4	3	1	0		学4 :2	4
1110	30	4				 5	4	2	1		##4.M	2
1111	31	-2	1	2		1					勒表	2
	+		$\overline{}$	_		 •						

15

20

25

Referring now to Table 2, there is shown an alternative embodiment of the present invention to account for any problems that may occur when boundary dispersion according to the present invention is utilized in combination with a global boost algorithm, as disclosed in commonly assigned patent application identified as Attorney's Docket TI-25996 entitled "GLOBAL LIGHT BOOST FOR PULSE WIDTH MODULATION DISPLAY SYSTEMS" filed herewith, and the teachings of which are incorporated herein by reference.

An example of a problem occurs when boundary dispersion receives an input pixel value of 17. The boundary dispersion algorithm may perform a +/-2 offset on the 17 and output a 19 one frame and a 15 the other frame according to a checkerboard pattern to traverse the PWM bit boundary. The global boost algorithm, as disclosed in the co-pending patent application, then outputs a (16,16+6) pattern for the 19 value, and a (8+6,16) pattern for the 15 value. The problem is that the output will be (16,16) or (16+6, 8+6) depending upon the phase relationship between the boundary dispersion and the global boost checkerboards. These two patterns yield DC PWM output of (16+16)/2=16 or (22+14)/2+18 depending upon the phase. If it is 16, the output DC PWM has an error of -1 since it should be 17. Furthermore, a DC value of 1 cannot simply be added in global boost or boundary dispersion to offset this error because the result of the +1 will yield other checkerboard conflicts, as well. Note that Table 2, which illustrates codes 16-31 may be repeated to all 256 grayshades.

Though the invention has been described with respect to a specific preferred embodiment, many variations and modifications will become apparent to those skilled in the art upon reading the present application. It is therefore the intention that the appended claims be interpreted as broadly as possible in view of the prior art to include all such variations and modifications.

WE CLAIM

5

10

15

20

1. A method of displaying digital video data comprising pixel values using pulse width modulation, comprising the steps of:

offsetting a first said pixel value a first predetermined amount to form a first offset pixel value and displaying said first offset pixel value during a first display frame; and

offsetting said first said pixel value by the opposite of said first predetermined amount to form a second offset pixel value and displaying said second offset pixel value during a second display frame, such that the average of said displayed first offset pixel value and said second offset pixel value is said first pixel value.

- 2. The method as specified in Claim 1 wherein the value of said first predetermined amount is selected as a function of said first pixel value.
- 3. The method as specified in Claim 1 wherein said first offset pixel value is greater than or less than said first pixel value as a function of the spatial location that said first pixel value is to be displayed.
- 4. The method as specified in Claim 1 wherein said pixel values are displayed using a plurality of weighted bit-planes, wherein said first pixel values close to a bit transition of said bit-planes are offset during said first display frame and said second display frame.
- 5. The method as specified in Claim 1 wherein said first display frame and said second display frame are consecutive.

10

15

6. A system of displaying digital video data comprising pixel values using pulse width modulation, comprising:

a logic circuit offsetting a first said pixel value a first predetermined amount to form a first offset pixel value said logic circuit also offsetting said first said pixel value by the opposite of said first predetermined amount to form a second offset pixel value; and

display means displaying said first offset pixel value during a first display frame and displaying said second offset pixel value during a second display frame, such that the average of said displayed first offset pixel value and said second offset pixel value is said first pixel value.

- 7. The system as specified in Claim 6 wherein the value of said first predetermined amount is selected by said logic circuit as a function of said first pixel value.
- 8. The system as specified in Claim 6 wherein said first offset pixel value is greater than or less than said first pixel value as a function of the spatial location that said first pixel value is to be displayed.
- 20 9. The system as specified in Claim 6 wherein said pixel values are displayed using a plurality of weighted bit-planes, wherein said first pixel values close to a bit transition of said bit-planes are offset during said first display frame and said second display frame.
- 25 10. The system as specified in Claim 6 wherein said first display frame and said second display frame are consecutive.

17

ABSTRACT


A method and system providing boundary dispersion to pixel values displayed on a binary spatial light modulator to reduce temporal contouring artifacts. Pixel code values are offset from a nominal value when displayed on the SLM to disperse a large bit transition for a pulse width modulation (PWM) system. The offset value varies as a function of the pixel digital code, the pixel spatial location on the screen, and pixel temporal location in time. The set of offsets applied to pixels is varied over a repeating sequence of 2 displayed frames.


APPLICATION FOR UNITED STATES PATENT DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, section 1.56(a);


I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION: BOUNDARY DISPERSION FOR MITIGATING PWM TEMPORAL									
CONTOURING ARTIFACTS IN DIGITAL DISPLAYS									
POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS									
APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK									
OFFICE CONNECTED THEREWITH									
Take D. Koufmann Pog. No. 94 017									
Robert C. Klinger, Reg. No. 34,365 John D. Kaufmann, Reg. No. 24,017 James C. Kesterson, Reg. No. 25,882 William B. Kempler, Reg. No. 28,228									
Sames of Messessian, magnetic and magnetic a									
Richard L. Donaldson, Reg. No. 25,673	day Canton, Neg. 110. 10,000								
SEND CORRESPONDENCE TO:		DIRECT TELEPHONE CALLS TO:							
Robert C. Klinger,		Robert C. Klinger							
Texas Instruments Incorporated, P. O. B	ox 655474, M/S 219	(972) 995-3516							
Dallas, Texas 75265	, and the second								
NAME OF INVENTOR: (1)	NAME OF INVENTOR: (3)								
Daniel J. Morgan	Gregory J. Hewlett	Peter F. VanKessel RESIDENCE (City and State Only)							
RESIDENCE (City and State Only)									
Denton, Texas	Garland, Texas	Allen, Texas							
Post Office Address	Post Office Address	Post Office Address							
2621 Woodhaven	2831 North Shiloh Rd. #268	1311 San Mateo Dr.							
Denton, Texas 76201	Garland, Texas 75044	Allen, Texas 75013							
COUNTRY OF CITIZENSHIP:	COUNTRY OF CITIZENSHIP:	COUNTRY OF CITIZENSHIP:							
		II C A							
U.S.A.	U.S.A.	U.S.A.							
SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:							
Dil man form Start In (Vale									
Daniel J. Morgan tresing Storms Milled									
I DATE.	DATE:	DATE:							
6-10-97	6-19-97	(e-11-1)							





(USE ±4 @25% MSB)		30±2 30±2 30±2 29±4,29±4.	30±2 30±2 29±4 29±4	29± 4; 29± 4; 29± 4; 29± 4;	29±4;29±4;29±4;29±2	29±4/29±4/29±2/29±2/	→ DISPLAYED PIXELS
)) CODE = 29d		30 30 29 29	30 30 29 29	29 29 29 29	29 29 29 29	29 7 29 7 29 7 29	SOURCE PIXELS $FIG.~3$
CODE = 300 (USE	! !	P2 P3 P4 P5	P7 P8 P9 P10	P12 N:: P13 P14	P16 P17 P18 P19	P21 P22 P23 P24	FOR PIXEL N, IF ANY OF ITS 24 NEIGHBORS (P1-P24) HAVE A MSB TRANSITION, USE BOUNDARY DISPERSION ON PIXEL N.
COULD OPTIONALLY USE, ±0 IN THESE AREAS		ă.	P6	P11 P	P15 P	P20 P	FOR PIXE NEIGHBC MSB TRAN DISPE



The state of the s

FIG. 4